(Page 1 of 1 in this chapter)

Appendix B

MC1 Clocking Examples

The following diagrams illustrate various MC1 clocking configurations with different clocking parameter values. The MC1 board is configured with mc1mon or with the MC1_CONFIG and MC1_CONFIG_CLOCK commands. Primary Master Left
As shown in Figure 19, the primary master MC1 board receives clock signal from the MC1_8K (8KREF) line and drives the left clock line. The clockmode field of the mc1_config_clock_parms structure of the MC1_CONFIG_CLOCK command is set to MC1_PRIMARY_MASTER and the clksel is set to 0 for the left clock line.
The disablemvip field of the mc1_config_clock_parms structure of the MC1_CONFIG_CLOCK command is set to 0; the MC1 board is used to drive the MVIP clock of the local MVIP bus.
The mc1_8k_en field of the mc1_config_clock_parms structure of the MC1_CONFIG_CLOCK command is set to 1. The SEC8K clock from the local MVIP bus is used to drive the MC1_8K (8KREF) of the MC1 bus. This is the usual case. If mc1_8k_en is 0, then the MC1_8K (8KREF) signal is used to drive the SEC8K line. Figure 19. Primary Master Left Clock Secondary Master Right
As shown in Figure 20, the secondary master receives clock from the left clock line and drives the right clock line. The clockmode field of the mc1_config_clock_parms structure of the MC1_CONFIG_CLOCK command is set to MC1_SECONDARY_MASTER and the clksel is set to 1 for the right clock line. Since it is driving the right clocks, it is assumed to be receiving clock from the left clock line.
The disablemvip field of the mc1_config_clock_parms structure of the MC1_CONFIG_CLOCK command is set to 0; the MC1 board is used to drive the MVIP clock of the local MVIP bus.
If the mc1_8k_en field of the mc1_config_clock_parms structure of the MC1_CONFIG_CLOCK command is set to 1, then the SEC8K clock from the local MVIP bus is used to drive the MC1_8K (8KREF) of the MC1 bus. Otherwise, this connection is disabled. Figure 20. Secondary Master Right Clock Clock Slave
As shown in Figure 21, the slave receives clock from the left clock line. The clockmode field of the mc1_config_clock_parms structure of the MC1_CONFIG_CLOCK command is set to MC1_SLAVE and clksel is set to 0 to receive clock from the left clock line.
The disablemvip field of the mc1_config_clock_parms structure of the MC1_CONFIG_CLOCK command is set to 0; the MC1 board is used to drive the MVIP clock of the local MVIP bus.
If the mc1_8k_en field of the mc1_config_clock_parms structure of the MC1_CONFIG_CLOCK command is set to 1, then the SEC8K clock from the local MVIP bus is used to drive the MC1_8K (8KREF) of the MC1 bus. Otherwise, this connection is disabled. Figure 21. Clock Slave Primary MVIP
As shown in Figure 22, the primary master MC1 board receives clock signal from the MVIP bus and drives the left MC1 clock line. The clockmode field of the mc1_config_clock_parms structure of the MC1_CONFIG_CLOCK command is set to MC1_PRIMARY_MVIP and the clksel is set to 0 for the left clock line.
The disablemvip field of the mc1_config_clock_parms structure of the MC1_CONFIG_CLOCK command is ignored in this mode.
If mc1_8k_en field of the mc1_config_clock_parms structure of the MC1_CONFIG_CLOCK command is set to 1, then the SEC8K clock from the local MVIP bus is used to drive the MC1_8K (8KREF) of the MC1 bus. Otherwise, this connection is disabled. Figure 22. Primary MVIP Mode

(Page 1 of 1 in this chapter)

tech_support@nmss.com