(Page 1 of 1 in this chapter) Version
Chapter 1
About the TX 3220
- 1.1 About the TX 3220 Board
- 1.1.1 Interoperability with MVIP-90
1.1 About the TX 3220 Board
- The TX 3220 board is part of the TX series of telephony boards. The TX 3220 design is based on an intelligent Communication Processor (CP) which plugs into a single PCI bus slot. The CP cooperates with the PCI bus host processor to form a distributed communications application platform.
- The CP features a high-performance 68060 and four 68360 Quad Integrated Communication Controllers (QUICC) with a 32-bit PCI bus interface.
- The TX 3220 board CP is software programmable for use with the Signaling System 7 (SS7) networking software packages.
Figure 1. TX 3220 Board with Dual T1 and Ethernet Daughterboards
- The TX 3220 board provides:
Each board is designed to reside in a single PCI bus slot.
- H.100 bus connectivity
The TX 3220 provides full support of the H.100 bus specification. The H.100 bus allows boards to share data and signaling information with other boards on the H.100 bus and the MVIP bus. You can also use MVIP and H.100 compatible products from other manufacturers with the TX 3220 board.
- Standard 32 MB of RAM
Each TX 3220 comes standard with a 32-MB DIMM.
- Trunk connectivity
The TX 3220 board supports two T1 or two E1 network interfaces for digital trunk connectivity. For more information on the Dual T1 and Dual E1 daughterboards, see Section 6.1.
- Ethernet connectivity
An optional 10Base-T Ethernet daughterboard is available. For more information on the Ethernet daughterboard, see Section 6.2.
- V.35 connectivity
An optional Quad V.35 daughterboard is available. For more information on the Quad V.35 daughterboard, see Section 6.3.
1.1.1 Interoperability with MVIP-90
- The TX 3220 is located in a PCI bus slot and connects to the H.100 telephony bus. MVIP-90 and H-MVIP boards connect to the MVIP-90 bus and are typically located in ISA bus slots.
- The MVIP Bus Adapter connects the H.100 bus to the MVIP-90 bus located in the same computer chassis as shown in Figure 2.
Figure 2. H.100 Bus Interoperability with MVIP-90 Bus
(Page 1 of 1 in this chapter) Version
tech_support@nmss.com
Copyright © 2000, Natural MicroSystems, Inc. All rights
reserved.