(Page 1 of 1 in this chapter) Version


Chapter 6

Daughterboards and Cabling


6.1 Dual T1/Dual E1 Daughterboards
6.2 10Base-T Ethernet Daughterboard
6.2.1 Connecting the TX 3220 Boards for Redundancy
6.3 Quad V.35 Daughterboard
6.3.1 Frame Ground
6.3.2 Transmit and Receive Data
6.3.3 Request to Send/Clear to Send
6.3.4 Data Terminal Ready, Data Set Ready, and Carrier Detect
6.3.5 Ring Indicate
6.3.6 Clock Options Transmit Clock Pins 52

Receive Clock 53

External Clock Pins 54

6.1 Dual T1/Dual E1 Daughterboards

The Dual T1/Dual E1 daughterboards provide the base communications processor with full access to two T1 or E1 primary rate digital trunk interfaces. All channels from the primary rate interfaces can be either terminated locally into high performance serial communication controllers or switched onto the H.100 bus for processing by other H.100 compliant boards.

The Dual T1 daughterboard (not the Dual E1) provides a DSX-1 type interface and requires an external Channel Service Unit (CSU) for connection to the public switched telephone network.

The Dual T1/Dual E1 daughterboards provide:

Figure 9 shows the connectors for the TX 3220 board equipped with a Dual T1/Dual E1 daughterboard:

Figure 9. Connectors on the TX 3220 Board Equipped With Dual T1/Dual E1 Daughterboard


Each of the RJ-48C connectors has the pinouts shown in Figure 10:

Figure 10. RJ-48C Pinouts for Dual T1/Dual E1 Daughterboards

6.2 10Base-T Ethernet Daughterboard

The 10Base-T Ethernet daughterboard provides the TX 3220 board with an Ethernet connection for 10Base-T full duplex/half duplex transmission.

Each 10Base-T Ethernet daughterboard has a single RJ-45 connector, as shown in Figure 11:

Figure 11. Connectors on the TX 3220 Board Equipped With Ethernet Daughterboard


The RJ-45 connector has the pinouts shown in Figure 12:

Figure 12. RJ-45 Pinouts for 10Base-T Ethernet Daughterboard

6.2.1 Connecting the TX 3220 Boards for Redundancy

The TX 3220 board supports the redundancy feature available with later versions of the Signaling System 7 (SS7) software. The redundancy feature enables a system to detect and recover from the failure of signaling links on a TX SS7 board, the failure of a signaling node, or the failure of the TX SS7 board itself.

Each pair of TX 3220 boards is connected via a private 10Base-T Ethernet link. No other boards or devices may be connected to this private Ethernet link.

Figure 13 shows how to setup two TX 3220 boards based on the a dual-node redundant signaling server model in which the boards are located in two separate chassis for board-level and system-level redundancy.

Figure 13. Dual Node Redundant Signaling Server


Figure 14 illustrates how to setup two TX 3220 boards based on the single-node signaling server in which the boards are located in the same chassis for board-level redundancy.

Figure 14. Single-Node Signaling Server


For more information on SS7 redundancy, see the SS7 Health Management Developer's Reference Manual.

6.3 Quad V.35 Daughterboard

The Quad V.35 daughterboard provides up to four V.35 ports for the TX 3220 board.

The location of the Quad V.35 daughterboard is illustrated in Figure 15:

Figure 15. Connectors on the TX 3220 Board Equipped With Quad V.35 Daughterboard


There are two switches on the Quad V.35 daughterboard (S1 and S2). The following diagram shows the proper position for each switch:

Note: The switches are set to the correct values at the time of manufacturing. There is no need to alter the switch settings.

The Quad V.35 configurable pod allows you to configure the V.35 connectors to match the equipment to which you intend to connect. Configuration jumpers for each individual port are inside the pod. Instead of building special cables, simply configure each port to use your existing cables or to use "straight-through" cables. Pods come factory strapped to appear as DTE devices. You may set the pod up to appear as a DCE device or various non-standard configurations by changing the jumper settings.

To change the Quad V.35 pod's jumper settings:

  1. Disconnect the pod from the pod cable.

    
    
  2. Unscrew the four (4) screws closest to the edge on top of the pod.

    
    
  3. Separate the halves of the pod.

    
    
  4. Flip the pod top upside-down to expose the configuration jumpers. There are four sets of jumpers, one set for each port.

    
    
  5. Use needle nose pliers or tweezers to grasp the jumper you wish to move, pull the jumper up and off, then move it to the desired location.

    
    
  6. After setting jumpers for all ports, reassemble the pod box and reconnect the pod cable.

    
    
    
The Quad V.35 configurable pod provides a breakout box-like capability. Each port on the pod is configurable to suit the device connected to it by setting jumpers located inside. The factory default sets up the TX 3220 board as a DTE device. The DCE Configuration on the right is a suggested setting to make the TX 3220 board appear as a DCE device.

Note: Some remote connections use pin 24 (External Clock) in a nonstandard way. If the TX 3220 board is acting as the DCE providing clock and cannot send or receive data, try adding jumpers to the external clock as shown by the arrows in the following diagram:

6.3.1 Frame Ground

Frame ground provides a shield to protect against unwanted radio frequency emissions from the cables and pod. Frame ground is NOT connected to signal ground. Frame ground connects through the pod cable back to the frame of the computer and is also connected to the aluminum case of the pod. Typically, Frame Ground is attached to the DTE equipment. To do this, use Position 1 and do not attach Frame Ground at the DCE device. If attached at both ends, a problem can arise with ground loops. If the device attached to the pod provides Frame Ground on pin A, set this jumper to Position 2 to prevent ground loops.

Figure 16. Frame Ground

6.3.2 Transmit and Receive Data

The Transmit Data outputs from the TX 3220 board are connected to pins P & S while the Receive Data inputs to the TX 3220 board are connected to pins R & T when the jumpers are in Position 1 (standard DTE operation). If the device you are attaching requires TX 3220 board Transmit Data on pins R & T (the remote device's receive data pins) and expects the TX 3220 board to receive data on pins P & S (TX 3220 board acts as the DCE device), use Position 2. A loopback setting, Position 3, allows the Transmit Data to be looped back to the Receive Data on the TX 3220 board and the Transmit Data to be looped back to the Receive Data on the V.35 connector. The loopback setting can be used for test purposes.

Figure 17. Transmit and Receive Data

6.3.3 Request to Send/Clear to Send

The Request To Send output from the TX 3220 board and Clear To Send Input to the TX 3220 board are connected to pins C and D, respectively, when the jumpers are in Position 1 (standard DTE operation). If the device you are attaching requires Request To Send on pin D and Clear To Send on pin C (TX 3220 board acts as the DCE device), use Position 2. A loopback setting, Position 3, allows Request To Send to be looped back to the Clear To Send on the TX 3220 board and the Request To Send to be looped back to the Clear To Send on the V.35 connector.

Figure 18. Request to Send/Clear to Send

6.3.4 Data Terminal Ready, Data Set Ready, and Carrier Detect

The Data Terminal Ready output from the TX 3220 board is connected to pin H and the Data Set Ready and Carrier Detect inputs to the TX 3220 board are connected to pins E and F, respectively, when the jumpers are in Position 1 (standard DTE operation). If the device you are attaching provides Data Terminal Ready on pin F and requires Data Set Ready and Carrier Detect as inputs on pins E and F, use Position 2 (TX 3220 board acts as the DCE device). A loopback setting, Position 3, allows Data Terminal Ready to be looped back to Data Set Ready on the TX 3220 board and the Data Terminal Ready to be looped back to the Data Set Ready and Carrier Detect pins on the V.35 connector.

Figure 19. Data Terminal Ready/Data Set Ready/Carrier Detect

6.3.5 Ring Indicate

The Ring Indicate input to the TX 3220 board is connected to pin J when the jumper is in Position 1. If you wish to ignore Ring Indicate, use Position 2.

Figure 20. Ring Indicate

6.3.6 Clock Options

Data clocks are the timing signals used for synchronous communications. Applications require a wide variety of clocking configurations. The configurable pod allows great flexibility in this area. The clock option jumpers allow the three sets of clock pins X/AA, V/Y, and U/W on the V.35 connectors to be connected to any of the three TX 3220 board clock signals (V.35 uses balanced signals and hence 2 pins for each of the clock signals). Please note the distinction between the pins which are the connection points on the V.35 port connectors, and the signals, which are the connections to the TX 3220 board.

The TX 3220 board has three clock signals per port:
Clock

Description

Transmit Clock

Input to the TX 3220 board. Used to allow another device (such as a modem) to clock a TX 3220 board serial port transmitter. Transmit data will be synchronized with this clock. Must also be software selected.

Receive Clock

Input to the TX 3220 board. Used to allow another device (such as a modem) to clock a TX 3220 board serial port receiver. Receive data must be synchronized with this clock. Must also be software selected.

External Clock

Output from the TX 3220 board. Used to allow the TX 3220 board to provide clocking to another device (such as a modem). The frequency of this clock is software programmable

Each V.35 port connector has three clock pins. The following sections correspond to these pins. By setting the jumpers, any clock signal can be connected to any clock pin.

Transmit Clock Pins

Figure 21. Transmit Clock Pins


 Receive Clock 

Figure 22. Receive Clock


 External Clock Pins

Note: Some remote connections do not provide transmit clock on pins U, W. When the TX 3220 board is acting as a DCE device and cannot transmit or receive data, positions 2 and 3 may be used together to tie the TX 3220 board's receive clock input to its own external transmit clock.
Figure 23. External Clock Pins




(Page 1 of 1 in this chapter) Version


tech_support@nmss.com
Copyright © 2000, Natural MicroSystems, Inc. All rights reserved.